Introduction
Ferroelectric gate field-effect transistor memory (F-FET) is well known as one of the ultimate nonvolatile memories because of its remarkable features such as nondestructive readout, high packing density, high reading speed, low power consumption and so on. Therefore, considerable researches have been carried out on F-FET [1, 2] . However, F-FET has not been commercialized so far due to the serious problems such as short retention time and high writing voltage. In order to overcome these problems, a new F-FET memory (denoted as IF-FET) has been proposed, in which an intermediate electrode (I.E.) for data-writing is inserted between the ferroelectric gate and the buffer layer [3, 4] . Recently, we have proposed an improved operation method for data-writing and -reading of IF-FET. In this method, we use a memory state of Pr 0 which is non-polarized in the ferroelectric capacitor. Also, for data-reading, following a positive reading voltage V R + , a negative reading voltage V R -is applied to return the readout memory state to the initial one. By using this operation, the readout endurance reached more than 10 8 reading cycles, and the retention time exceeded about 10 years [5] . However, in the case of memory array structure in an integrated circuit, the data disturbance in writing operation (writing disturbance) is caused seriously. In this conference, we propose a new writing operation for writing disturbance-free and verify it adequate experimentally.
Fundamental Operation
Figure 1 (a) shows a schematic equivalent circuit of the IF-FET memory, which consists of a ferroelectric capacitor C f connected serially to an n-channel reading-MOSFET (R-MOSFET). The output voltage V O is measured on a resistor R at the drain biased by V D . We use the two kinds of memory states, positive remanent polarization Pr + and roughly non-polarization Pr 0 . Figure 1 (b) shows P-E hysteresis loop of C f , where C fl and C fh are denoted as ferroelectric capacitances near the Pr + state and the Pr 0 state, respectively, in the positive electric field E. Because C f is proportional to the gradient ∆P/∆E of the P-E slop, C fh of Pr 0 is much larger than C fl of Pr + . The fundamental operation is as follows; Pr + state is produced by direct application of two positive pulses to the C f , and Pr 0 state is produced by two combined pulses of a positive pulse V W + followed by a negative pulse V W -as shown in Fig. 1 Figure 2 shows a schematic array of IF-FET memory cells in an integrated circuit. In this figure, an additional writing MOSFET (W-MOSFET) is used as a switch to short-circuit R-MOSFET to the ground for data-writing. Setting the bitline B 11 high and applying the writing pulses of Pr + and Pr 0 through the worldline W l and W 2 , respectively, then, the C 11 and C 21 cells store Pr + and Pr 0 memory states, respectively. By this programming, the non-selected cells with the ground bit lines, e.g., C 12 and C 22 , are also applied by the writing pulses of Pr + and Pr 0 , respectively. Not full but partial voltages of the writing pulses drop on the C f of C 12 and C 22 . If the C f of C 12 is Pr 0 sate, it changes toward Pr + state due to Pr + -writing, which means writing disturbance occurs in the C 12 cell. On the other hand, if the writing pulse is Pr 0 , any stored memory state remains, which means that Pr 0 -writing is disturbance-free. This is because the form of the Pr 0 -writing pulse is similar to that of the non-destructive reading pulse.
Improvement Principle for Writing Disturbance
In order to improve disturbance due to Pr + -writing, we propose a new writing operation, in which Pr 0 -writing pulse is used to write Pr + memory state as shown in Fig. 3 . 
The writing operation is performed by controlling the timing of the bitline voltage. For instance, when the voltage of the B 11 line is fallen down to the ground before the Pr 0 -writing pulse changes from positive V W + to negative V W -at t h , the C 11 cell can be stored as Pr + state. This is because the positive voltage of V W + drops on only C f but V W -drops on both C f and C i of MOSFET. Since the voltage drop on both C f and C i is the same bias condition as the nondestructive readout, the Pr + memory state written by V W + can remain in the C 11 cell even after V W -application. On the other hand, for the C 12 cell, the voltage of the B 21 line is not fallen down to the ground till the whole writing pulse is finished at t e . By this operation, the memory state of the C 12 cell is written as Pr 0 . Because the waveform of the writing pulse is the same as the nondestructive reading pulse, writing disturbance of any non-selected memory cell becomes free.
Experimental
For the sake of simulation of writing disturbance in the new writing operation, we performed the following measurement sequence, using a discrete circuit as shown in Fig.  1(a) . Pr + or Pr 0 state was written into C f and the writing pulse of Pr 0 is applied to the stored memory between the top electrode and the ground, floating the I.E. electrically. The number of writing times was varied from 10 0 to 10 8 . After the disturbance, we measured the output voltage V O of each stored memory state. In this case, the sample structure of C f consisted of (RuO x top electrod)/PZT/Pt/RuO x bottom electrode) on the SiO 2 /Si substrate. The details are mentioned elsewhere [4] . Figure 4 (a) shows the writing disturbance characteristics of Pr 0 memory state in the previous writing operation. V O of the Pr 0 memory state disturbed by Pr + -writing pulse is quickly increased with the writing time, which indicates serious writing disturbance. Because the stored Pr 0 state was continuously applied by the positive writing pulses, it was changed toward a positive polarization. Figure 4(b) shows the disturbance characteristics of Pr + and Pr 0 stored memory states in the new writing operation using Pr 0 -writing pulse. From this figure, it is found that writing disturbance is achieved free for any stored memory sate. However, the V O of the both memory sates are slightly decreased with the writing time. The application of writing voltage (writing disturbance) to the non-selected cells is repeated many times continuously, which is different from the writing operation with one time. Therefore, the polarization of the stored state is gradually changed from the initial state to the steady state with less positive or more negative. These disturbance levels are supposed to be negligible for actual memory operation, and they can be reduced by optimization of writing operation condition, ferroelectric material and memory circuit. So, it can be concluded that the new writing operation is effective for writing disturbance-free in IF-FET memory. 
Results and Discussion

Conclusion
By using the new writing operation, writing disturbance-free can be achieved for any memory state in IF-FET memory until at least 10 8 writing times.
